

# 大同大學 103 學年度研究所碩士班入學考試試題

考試科目：電子學

所別：電機工程研究所

第 1/2 頁

註：本次考試 不可以參考自己的書籍及筆記； 不可以使用字典； 不可以使用計算器。

1. For the circuit in Fig. 1,  $V_{DD} = 2\text{ V}$ ,  $\mu_n c_{ox} = 160\ \mu\text{A}/\text{V}^2$ ,  $V_{tn1} = V_{tn2} = 0.5\text{ V}$ ,  $(W/L)_1 = 4(W/L)_2 = 4$ ,  $R_1 = 12.5\text{ k}\Omega$  and transistors  $M_1$  and  $M_2$  operate in saturation region.
- (5%) Give the value of  $I_R$ .
  - (5%) Find the value of  $R_2$  if  $I_o = 5\ \mu\text{A}$ .
  - (6%) Derive the expression of  $R_o$  in term of  $g_{m2}$ ,  $r_{o2}$  and  $R_2$ .
  - (4%) Give the value of the output resistance  $R_o$  if  $|V_A| = 5\text{ V}$ .




Fig. 1

2. For the circuit in Fig. 2, the opamp has an open loop gain  $A = 40\text{ dB}$ , an infinite input resistance and a zero output resistance,  $R_1 = R_3 = 10\text{ k}\Omega$ ,  $R_2 = 90\text{ k}\Omega$ , the capacitor  $C = 10\ \mu\text{F}$  is only considered in part (c), and the resistor  $R_L$  is only considered in part (d).
- (3%) Identify the feedback topology and give the feedback factor  $\beta$ .
  - (5%) Find the dc closed loop gain  $v_o/v_i$ .
  - (9%) Find the zero and pole of the transfer function  $v_o(s)/v_i(s)$  when the capacitor  $C$  is parallel connected to the resistor  $R_2$ .
  - (5%) Find the minimum value of  $R_L$  if  $v_i = 1\text{ V}$  and  $i_{o,max} = 50\text{ mA}$  is given.




Fig. 2

3. Assume all diodes in Fig. 3 have 1 V voltage drop when they conduct.
- (10%) Derive the relationship of  $V_o$  and  $V_i$  for the circuit in Fig. 3a and Fig. 3b.
  - (8%) Draw the transfer curve  $V_o$  vs  $V_i$  and indicate the voltages at the breaking points when  $-10\text{ V} \leq V_i \leq 10\text{ V}$  is given.




Fig. 3a




Fig. 3b

# 大同大學 103 學年度研究所碩士班入學考試試題

考試科目：電子學

所別：電機工程研究所

第 2/2 頁

註：本次考試 不可以參考自己的書籍及筆記； 不可以使用字典； 不可以使用計算器。

4. (a) (5%) Find the logic function  $F$  for the circuit in Fig. 4.  
 (b) (5%) Give a circuit that performs the Boolean function  $F = \overline{A \oplus B}$  and is implemented in static CMOS gate.




Fig. 4

5. The circuits in Fig. 5 demonstrate different implementations of an inverter. Assume PMOS and NMOS have same parameters, i.e.,  $\mu_n c_{ox}(W/L)_n = \mu_p c_{ox}(W/L)_p$ ,  $V_{tn} = |V_{tp}| = V_t$ .
- (a) (2%) Which circuit consumes static power when  $V_I = V_{DD}$ ?
- (b) (6%) Give the  $V_{OH}$  (in terms of  $V_{DD}$  and  $V_t$ ) of each circuit.
- (c) (2%) Which circuit has  $V_{OL}$  that equals to 0 V?
- (d) (4%) Find the voltage of  $V_O$  (in terms of  $V_{DD}$  and  $V_t$ ) in Fig. 5(b) when  $V_I = V_{DD}$ .




Fig. 5a

Fig. 5b

Fig. 5c

6. For the circuit in Fig. 6, transistors Q1 and Q2 are identical and have  $\beta = 100$ , thermal voltage  $V_T = 25$  mV,  $|V_A| = 10$  V.
- (a) (5%) Find the input resistance  $R_i$ .
- (b) (5%) Find the output resistance  $R_o$  when  $v_i = 0$ .
- (c) (6%) Find the global voltage gain  $G_v = v_o/v_{sig}$  when  $R_{sig} = 0.1$  k $\Omega$  and  $R_L = 2$  k $\Omega$ .




Fig. 6