

大同大學 九十三 學年度研究所碩士班入學考試試題


考試科目：電子學

所別：電機工程研究所

第 1/2 頁

註：本次考試 不可以參考自己的書籍及筆記； 不可以使用字典； 可以使用計算器。

1. (10%) For the circuit in Fig. P1, derive the output waveform $v_o(t)$ and sketch $v_o(t)$ vs t plot for the input shown. Label the most positive and most negative output levels. Assume $RC \gg T$, ideal diode.



2. (6%) In Fig. P2, two identical BJTs are biased in the forward-active region by current sources with 10:1 ratio. Calculate the the voltage V at temperature $T=25^\circ\text{C}$.

3. (12%) A feedback amplifier for which the open-loop transfer function is given by

$$A(s) = \frac{10^3}{(1 + \frac{s}{10^4})(1 + \frac{s}{10^5})^2}$$

frequency.

- (a). Find the frequency ω_x at which the phase shift is -180°

- (b). Calculate the critical value β_{\max} which will keep the amplifier stable.

4. (18%) Consider the two-stage amplifier shown in Fig. P4, where

$\mu_n C_{ox} = 2.5 \times \mu_p C_{ox} = 100 \mu\text{A}/\text{V}^2$, $V_{tn} = V_{tp} = 0.6\text{V}$, $\lambda_n = \lambda_p = 0.04 \text{V}^{-1}$. All the transistors have a channel length of $1 \mu\text{m}$, and the channel widths are indicated in the figure.

- (a) Find the low-frequency gain for the first and second stages (v_{o1}/v_d and v_{o2}/v_{o1}), respectively.

- (b) Neglecting the internal capacitances, estimate the pole and zero due to the compensation capacitor C_c .




Fig. P4




Fig. P5

5. (12%) Assuming transistors Q1 and Q2 are matched, estimate R_E and the output resistance R_o for the Wildlar current source shown in Fig. P5, where $V_T = 26\text{mV}$, $\beta = 120$ and $V_A = 100\text{V}$.

<背面繼續>

大同大學 九十三年 學年度研究所碩士班入學考試試題

考試科目：電子學

所別：電機工程研究所

第 2/2 頁

註：本次考試 不可以參考自己的書籍及筆記； 不可以使用字典； 可以使用計算器。

<接前頁>

6. (8%) Consider a Miller integrator shown in Fig. P6, and its output is initially zero. Sketch the output waveform for the circuit when fed with a string of pulses of $20\mu\text{s}$ duration and 2V amplitude rising from 0V . How many pulses are required for an output voltage change of 1V ?





Fig. P6

7. (12%) Determine the following gates or circuits are belong to positive or negative edge trigger, why? Describe briefly.



8. (12%) In the MOS inverters, $(W/L)_{\text{pinv}}$ and $(W/L)_{\text{nlv}}$ are the size of the PMOS and NMOS respectively. Describe the relationship between $(W/L)_{\text{pinv}}$ and $(W/L)_{\text{nlv}}$ ($>$, $<$ or $=$) required to meet the following conditions.
- if we need noise margin high (NMH) equals to noise margin low (NML)
 - if we need the propagation delay $t_{\text{PHL}} > t_{\text{PLH}}$.
 - if we need the switching threshold voltage (V_M) is less than half of power supply V_{DD} , i.e. $V_M < (1/2)V_{\text{DD}}$.
- You must describe why it is briefly.

9. (10%) Using two stage buffer to drive an external capacitor C_{ext} of 2.5 pF . If the first stage inverter has the input capacitor, C_g , of 100 fF with the minimum size (i.e. $W/L = 1$) transistors, and the size of the second stage inverter is f .
- Find the size f to optimize the propagation delay and find the delay in terms of t_{p0} which is the delay of an inverter to drive a same size inverter.
 - If we need the minimum energy, what is the size f ? And find the energy with $V_{\text{DD}} = 5\text{ Volts}$.

